Bits:Keyword/RATIONAL 1000/DOCS/HW
---
| Metadata | Stored File | Excavation | Format | Size | Date | Description/Filename |
|---|---|---|---|---|---|---|
| Bits:30003840 | 30003840 | 2,951,659 | 1982-10-08 | Functional Specification of the I/O Adaptor - Draft 2 - October 8, 1982 | ||
| Bits:30003841 | 30003841 | 3,937,908 | 1982-11-23 | Functional Specification of the Memory Monitor - Draft 3 - November 23, 1982 | ||
| Bits:30003843 | 30003843 | 1,947,732 | 1982-09-21 | Functional Specification of the Sysbus Interface Board - September 21, 1982 | ||
| Bits:30003844 | 30003844 | 1,468,866 | 1982-08-08 | Functional Specification of the Type Board - August 8, 1982 | ||
| Bits:30003845 | 30003845 | 3,294,003 | 1982-08-02 | Functional Specification of the Value Board - Draft 4 - August 2, 1982 | ||
| Bits:30003850 | 30003850 | 668,686 | 1982-04-26 | Power Up, Initial Program Load and System Initialization - Draft 1 - April 26, 1982 | ||
| Bits:30003849 | 30003849 | 4,979,071 | 1984 | R1000 Hardware - 1/10/1984 | ||
| Bits:30003842 | 30003842 | 3,458,365 | 1982-10-21 | R1000 Microsequencer Specification - Draft 3 - October 21, 1982 | ||
| Bits:30002931 | 30002931 | 891,727 | Rational 1000, Architecture Simulation and Hardware Diagrams, 1 Introduction | |||
| Bits:30002932 | 30002932 | 351,251 | Rational 1000, Architecture Simulation and Hardware Diagrams, 2 Code | |||
| Bits:30002933 | 30002933 | 553,254 | Rational 1000, Architecture Simulation and Hardware Diagrams, 3 Stacks | |||
| Bits:30002934 | 30002934 | 81,510 | Rational 1000, Architecture Simulation and Hardware Diagrams, 4 Simulate | |||
| Bits:30002935 | 30002935 | 129,217 | Rational 1000, Architecture Simulation and Hardware Diagrams, 5 Instruction Unit | |||
| Bits:30002936 | 30002936 | 1,826,051 | Rational 1000, Architecture Simulation and Hardware Diagrams, 6 Execution Unit | |||
| Bits:30002937 | 30002937 | 241,469 | Rational 1000, Architecture Simulation and Hardware Diagrams, 7 Move | |||
| Bits:30002938 | 30002938 | 150,062 | Rational 1000, Architecture Simulation and Hardware Diagrams, 8 Object Ops | |||
| Bits:30002939 | 30002939 | 448,382 | Rational 1000, Architecture Simulation and Hardware Diagrams, 9 Integer Ops | |||
| Bits:30002940 | 30002940 | 183,354 | Rational 1000, Architecture Simulation and Hardware Diagrams, 10 Control | |||
| Bits:30002941 | 30002941 | 46,472 | Rational 1000, Architecture Simulation and Hardware Diagrams, 11 Address Space | |||
| Bits:30002942 | 30002942 | 320,286 | Rational 1000, Architecture Simulation and Hardware Diagrams, 12 Subprogram Ops | |||
| Bits:30002943 | 30002943 | 699,961 | Rational 1000, Architecture Simulation and Hardware Diagrams, 13 Frame | |||
| Bits:30002944 | 30002944 | 536,686 | Rational 1000, Architecture Simulation and Hardware Diagrams, 14 Convention Descriptor | |||
| Bits:30002945 | 30002945 | 1,169,616 | Rational 1000, Architecture Simulation and Hardware Diagrams, 15 Hardware Diagrams and Notes | |||
| Bits:30000971 | 30000971 | 6,319,114 | Rational 1000, Hardware Functional Specification | |||
| Bits:30000970 | 30000970 | 562,098 | Rational 1000, Hardware Overview | |||
| Bits:30000957 | 30000957 | 397,533,485 | Rational 1000, Schematic FIU | |||
| Bits:30000961 | 30000961 | 371,589,138 | Rational 1000, Schematic IOC | |||
| Bits:30000956 | 30000956 | 269,067,161 | Rational 1000, Schematic MEM32 | |||
| Bits:30000963 | 30000963 | 56,181,242 | Rational 1000, Schematic RESHA | |||
| Bits:30000958 | 30000958 | 509,634,570 | Rational 1000, Schematic SEQ | |||
| Bits:30000959 | 30000959 | 335,691,363 | Rational 1000, Schematic TYP | |||
| Bits:30000960 | 30000960 | 365,259,723 | Rational 1000, Schematic VAL | |||
| Bits:30000962 | 30000962 | 367,492 | Rational 1000, Schematic, Bill of Materials | |||
| Bits:30003839 | 30003839 | 1,736,386 | 1982-12-01 | Specification of the Field Isolation Unit - Draft 3 - December 1, 1982 |